DSP Builder for Intel® FPGAs

Overview

DSP Builder for Intel® FPGAs is a digital signal processing (DSP) design tool that enables Hardware Description Language (HDL) generation of DSP algorithms directly from the MathWorks Simulink* environment onto Intel® FPGAs. The tool generates high quality, synthesizable VHDL/Verilog code from MATLAB functions, and Simulink models. The generated Register Transfer Level (RTL) code can be used for Intel® FPGA programming. DSP Builder for Intel® FPGAs is widely used in radar designs, wireless and wireline communication designs, medical imaging, and motor control applications.

Pricing and Licensing Information

Learn more about fixed/floating subscription options for the DSP development tool.

Learn more

Get an Evaluation License

Obtain your 30-day trial software from MathWorks for use with DSP Builder for Intel® FPGAs.

Learn more

Download Software

Download DSP Builder for Intel® FPGAs.

Download

แสดงเพิ่ม แสดงน้อยลง

Features

DSP Builder for Intel® FPGAs enables the implementation of DSP designs with high performance and productivity benefits. Here are some highlighted features:

  • Import RTL into your MathWorks* MATLAB/Simulink environment for co-simulation and code generation.
  • Go from high-level schematic to low-level optimized VHDL targeted for Intel® FPGAs.
  • Perform high-performance fixed- and floating-point digital signal processing (DSP) with vector processing, such as complex IEEE 754 single-precision floating point.
  • Perform push-button design migration to Intel's hard floating-point DSP block in Intel® Arria® 10 and Intel® Stratix® 10 devices.
  • Build custom arithmetic logic unit (ALU) processor architectures from a flat data-rate design with ALU folding.
  • Perform high-level synthesis optimizations, auto-pipeline insertion and balancing, and targeted hardware mapping.
  • Build custom fast Fourier transform (FFT) algorithms using a flexible ‘white-box’ fast Fourier transform (FFT) toolkit with an open hierarchy of libraries and blocks.
  • Use a designer-specified system clock constraint to automatically pipeline, time-division multiplex/fold, and close timing.
  • Access advanced math.h functions and multichannel data.
  • Generate resource utilization tables for all designs without a Intel® Quartus® Prime Software compile.
  • Automatically generate projects or scripts for the Intel® Quartus® Prime Software, Timing Analyzer, Platform Designer (formerly Qsys), and ModelSim*-Intel® FPGA Edition.

What's New in 21.3

Read release notes

  • DFT (Discrete Fourier Transform) block with example to demonstrate use in 5G wireless.
  • Read Access (RA) controls for memory blocks shut off clock to memory to reduce power consumption. FFT IPs automatically use the RA feature where appropriate.
  • Reduced overhead for back-to-back DSP Builder FFTs.
  • DSP Builder Pro edition support for Intel® Cyclone® V (compile generated RTL with Quartus Prime Standard).
  • Install DSP Builder stand-alone to create and simulate DSP Builder models and generate RTL (Quartus-related features not available). Later connect Quartus to DSP Builder by setting environment variable.

Getting Started

  • Supported with the Intel® Quartus® Prime Design Software Pro/Standard Edition software.
  • Download Pro Edition to target the latest Intel® Stratix® 10, Intel® Arria® 10, and Intel® Cyclone® 10 GX devices.
  • Download Standard Edition to target Intel® Arria® 10, Stratix® V, Cyclone® V, Intel® Cyclone® 10 LP, and Intel® MAX® 10 devices.
  • Additional DSP Builder and MATLAB licenses are required. Purchase DSP Builder license here. Purchase MATLAB license here.
  • Required order of installation is
  1. Intel® Quartus® Prime
  2. MathWorks*
  3. DSP Builder for Intel® FPGAs

Documentation and Support


Find technical documentation, videos, and training courses for DSP Builder for Intel® FPGAs.

Get support

แหล่งข้อมูลเพิ่มเติม

เรียนรู้เพิ่มเติมเกี่ยวกับวิธีซื้อเครื่องมือพัฒนาและซอฟต์แวร์ Intel® FPGA

ดาวน์โหลด

ดาวน์โหลด

รับชุดเครื่องมือเพื่อการออกแบบ Intel® FPGA ที่สมบูรณ์

ลิขสิทธิ์ซอฟต์แวร์

การออกสิทธิ์การใช้งาน

ดูวิธีรับไฟล์สิทธิ์การใช้งาน ตั้งค่าสิทธิ์การใช้งาน แก้ปัญหาสิทธิ์การใช้งา หรือเปลี่ยนแปลงข้อมูลสิทธิ์การใช้งาน

ซื้อ

ซื้อ

ค้นหาผู้จัดจำหน่ายในพื้นที่ที่ช่วยให้คุณสามารถซื้อซอฟต์แวร์ Intel® FPGA ได้

การฝึกอบรม

การฝึกอบรม

หน้านี้แสดงหลักสูตรออนไลน์และหลักสูตรที่มีผู้อธิบายทั้งหมดที่พร้อมใช้งาน

Intel® FPGA Design Tools and Software

Browse other FPGA design tools and resources available from Intel. OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

Intel® FPGA design tools home

Foundational Software and Simulation Tools

High Level Design

Embedded Design