Design Configuration Tools

Compiler Tool Chains

 

Multiple compiler tool chains are included in the Intel SoC FPGA Embedded Development Suite (SoC EDS):

  • GCC bare-metal tool chain from Mentor Graphics
  • ARM* Compiler 5 (bare-metal compiler)
  • ARM Compiler 6 (bare-metal compiler)
  • Linaro Linux* GCC compiler tool chain
แสดงเพิ่มขึ้น แสดงน้อยลง View all

BSP Editor

 

A Graphical User Interface (GUI) that allows you to generate Board Support Package, including:

  • Second stage bootloader
  • Linux device tree
  • Image tools (adding required header to bootloader)
แสดงเพิ่มขึ้น แสดงน้อยลง View all

Embedded Command Shell

 

Embedded Command Shell provides an alternative way to invoke tools in the SoC EDS. Some useful commands are:

  • eclipse : launch DS-5
  • bsp-editor: launch BSP Editor
  • jtagconfig: checking JTAG connections
แสดงเพิ่มขึ้น แสดงน้อยลง View all

SD Card Boot Utility

 

This utility allows  you to update the Preloader and/or Bootloader on a physical SD card or a disk image file. The Preloader is typically stored in a custom partition (with type = 0xA2) on the SD card. This utility is done in Embedded Command Shell. Type alt-boot-disk-util --help for usage details.
แสดงเพิ่มขึ้น แสดงน้อยลง View all

Intel® Quartus® Prime Software Programmer and Signal Tap Logic Analyzer

 

The Intel® Quartus® Prime Softare Programmer and Signal Tap logic analyzer are installed with the SoC EDS for FPGA-adaptive debugging.
แสดงเพิ่มขึ้น แสดงน้อยลง View all

Intel® FPGA design tools home

Intel® FPGA Design Tools and Software

Browse other FPGA design tools and resources available from Intel. OpenCL™ and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

Foundational Software and Simulation Tools

High Level Design

Embedded Design