ID:16752 Verilog HDL warning at <location>: potential always loop found

CAUSE: You have used an always loop with no sensitivity list.

ACTION: No action is required. To remove the warning, specify a sensitivity list for your always block.