ID:284005 Ignored Power-Up Level logic option setting for state bit "<name>" -- using reset state's zero value instead

CAUSE: You set the Power-Up Level logic option to High for the specified state bit, but the reset state has a value of zero at this state bit. When this occurs, Analysis & Synthesis ignores the Power-Up Level logic option for the state bit.

ACTION: No action is required.