ID:17014 WYSIWYG LCELL primitives have synchronous control signals that are not part of a carry chain

CAUSE: One or more WYSIWYG LCELL primitives have .sclr and/or .sload ports, but are not part of a carry chain. This condition may have an affect on the ability to fit the design.

ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance contact Intel Technical Support by creating a Service Request at www.altera.com/mysupport.