ID:11101 Unable to generate the VHDL EDA simulation netlist files because the Quartus Prime software does not currently support VHDL post-compilation simulation for the <name> devices.

CAUSE: You attempted to perform a post-compilation VHDL simulation on the specified device; however, the feature is not supported in the current release of the Quartus Prime software.

ACTION: No action is required.