ID:19957 Clock trees are sized automatically to reach fan-out locations from Early Placement. To see the current fan-out placement, locate any of the signals below in Chip Planner, and use the Generate Fan-Out Connections command.

CAUSE: This message provides additional background information about debugging clock tree synthesis failures.

ACTION: Examine the fan-out of signals in Chip Planner to identify candidates that can be moved or disabled.