ID:13202 Signal <number>: <clock or reset signal>

CAUSE: The clock/reset inputs for the EMIF/PHYLite io_aux atoms in the same column should should be driven by identical signals.

ACTION: Try connecting the clock/reset inputs of the offending io_aux atoms to identical signals.