ID:15574 Input "<name>" that is fed by the compensated output clock of PLL "<name>" in Source Synchronous mode has been set as a compensated input

CAUSE: You have set the PLL Compensation logic option on the specified input that is fed by the specified PLL in Source Synchronous mode.

ACTION: No action is required.