ID:13376 Verilog HDL unsupported feature error at <location>: real numbers are not supported

CAUSE: In a Verilog Design File (.v) at the specified location, you used a real number. Although real numbers are supported in Verilog HDL, the Quartus Prime software does not support synthesis of real numbers.

ACTION: Edit the design to use integers instead of real numbers.