ID:13546 Verilog HDL Macro Definition syntax error: invalid character "<character>" in macro name "<name>"

CAUSE: You defined the specified macro name on the command line or in the Analysis & Synthesis settings. However, the macro name contains the specified invalid character.

ACTION: Use legal characters and correct syntax for Verilog macro names.