ID:13467 Verilog HDL error at <location>: <name> "<name>" cannot be declared more than once

CAUSE: In a Verilog Design File (.v) at the specified location, you used declared a module with the specified name. However, you previously declared another module with the same name. You cannot declare the same module twice.

ACTION: Remove the duplicate module declaration, or change its name.