ID:13470 Verilog HDL error at <location>: this block requires a name

CAUSE: At the specified location in a Verilog Design File (.v), you declared a block without a name. Because of its context, the block requires a name. For example, the block immediately enclosed by a generate loop statement requires a name.

ACTION: Declare a name for the block.