ID:202001 Verilog output file generation for formal verification is disabled because the project contains source files generated by Synplify with certain feature restrictions

CAUSE: Generation of a Verilog File (.vqm) is disabled if the project contains source files generated by Synplify with certain feature restrictions.

ACTION: No action is required.