ID:14885 The second reference clock frequency is illegal for this PLL configuration.
CAUSE: The second reference clock frequency is illegal for this configuration.
ACTION: Either change refclk1 to a legal value or modify the PLL settings.
| List of Messages | Parent topic: List of Messages |
CAUSE: The second reference clock frequency is illegal for this configuration.
ACTION: Either change refclk1 to a legal value or modify the PLL settings.