ID:12751 PLL <text> and master CGB <text> for HIP channels must share same Avalon Memory-Mapped interface.

CAUSE: The phase-locked loop (PLL) and master CGB have different Avalon Memory-Mapped (AVMM) interfaces.

ACTION: Modify the design to ensure that the PLL and the master CGB share the same AVMM interface.