ID:176160 Clock pin "<name>" drives non-DPA RX PLL <name>

CAUSE: The specified input clock pin drives the specified non-DPA RX fast PLL.

ACTION: Modify the design so that the input clock pin drives no more than the maximum number of non-DPA RX PLLs or change the driven SERDES to be in DPA-mode.