ID:171066 Can't use previous post-compilation netlist in Fitter -- netlist contains an illegal connection from node "<name>"

CAUSE: The previous post-compilation netlist for the design contains an illegal connection from the specified node. As a result, the Fitter cannot perform a incremental Signal Probe compilation, Signal Tap incremental routing connection or ECO fitting. This message can occur when the netlist has been manually edited to produce an illegal connection, either in the Chip Planner or directly in the Verilog Quartus Mapping File (.vqm) for the project.

ACTION: If you created this connection using the Chip Planner or manually edited the VQM File for the project, remove or change the connection. For further assistance contact Intel Technical Support by creating a Service Request at www.altera.com/mysupport or the EDA tool vendor support for more information.