ID:15681 delayctrlin input port of Clock Delay Control block "<name>" is of width <number>, but it should be <number> wide
CAUSE: The delayctrlin input port of the specified Clock Delay Control block has an incorrect width.
ACTION: Modify the design to specify the delayctrlin input port with the correct width.