ID:23856 WYSIWYG RAM primitive "<name>" must have the "<name>" port connected when "<name>" port is connected

CAUSE: In the current design, you have connected clock source without enable clock parameter which is invalid.

ACTION: Modify the design to ensure enable clock parameter is defined.