



# Clock Control Block (ALTCLKCTRL) IP Core Release Notes



## Contents

---

<b>Clock Control Block (ALTCLKCTRL) IP Core Release Notes.....</b>	<b>3</b>
Clock Control Block (ALTCLKCTRL) IP Core v20.0.0.....	3
Clock Control Block (ALTCLKCTRL) IP Core v17.0.....	3



## Clock Control Block (ALTCLKCTRL) IP Core Release Notes

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the *Intel® Quartus® Prime Design Suite Update Release Notes*.

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP version (X.Y.Z) number may change from one Intel Quartus Prime software version to another. A change in:

- X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

### Related Information

- [Intel Quartus Prime Design Suite Update Release Notes](#)
- [Clock Control Block \(ALTCLKCTRL\) IP Core User Guide](#)
- [Errata for other IP cores in the Knowledge Base](#)

## Clock Control Block (ALTCLKCTRL) IP Core v20.0.0

Table 1. v20.0.0 2020.09.28

Intel Quartus Prime Version	Description	Impact
20.3	Allow IP to be connected within the Platform Designer using the standard Platform Designer interfaces.	—

## Clock Control Block (ALTCLKCTRL) IP Core v17.0

Table 2. v17.0 May 2017

Description	Impact
Added support for Intel Cyclone® 10 LP and Intel Cyclone 10 GX devices.	—

### Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [Clock Control Block \(ALTCLKCTRL\) IP Core User Guide](#)

Intel Corporation. All rights reserved. Agilix, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.



- [Errata for other IP cores in the Knowledge Base](#)