

Sub-Bank	Package Name	Index within I/O Bank	Index within I/O Sub-Bank	DDR3 Scheme 1: Component/UDIMM/SO DIMM	DDR3 Scheme 2: Component/UDIMM/SO DIMM. Used for HPS-EMIF	DDR3 Scheme 3: RDIMM	DDR3 AC_LANE_0_1_2 RDIMM	DDR3 Scheme 5: LRDIMM	DDR4 Scheme 1: Component and DIMM (Supports Ping pong; Supports up to 4 ranks for UDIMM/RDIMM/SO-DIMM/Component)	DDR4 Scheme 2: Component and DIMM (Supports up to 2 ranks for UDIMM/RDIMM/SO-DIMM/Component). Used for HPS EMIF	DDR4 Scheme 3: Component and DIMM, with 3DS (Support 3DS; Supports Ping pong; Supports up to 4 ranks for UDIMM/RDIMM/SO-DIMM/Component)	RLDRAM3 Scheme 1	QDR-IV Scheme 1	QDR-IV Scheme 2	RLDRAMII Scheme 1	QDRIII/IH+ Xtreme Scheme 1	
Lane 3	LVDSXX_1N	47	11		Not used by Address/Command pins in this scheme, usable as Data pins. In HPS mode, ECC pins must be placed here.	CK N 1	Not used by Address/Command pins in this scheme, usable as Data pins	CK N 1	Not used by Address/Command pins in this scheme, usable as Data pins. In HPS mode, ECC pins must be placed here.		CK N 1	Not used by Address/Command or Data Pins					
	LVDSXX_1P	46	10			CK N 1		CK N 1			CK N 1						CK N 1
	LVDSXX_2N	45	9	CK N 3		CK 1		CK N 3			CK 1						CK N 3
	LVDSXX_2P	44	8	CK 3		CK 1		CK 3			CK 1						CK 3
	LVDSXX_3N	43	7	CK N 2		CK N 2		CK N 2			CK N 2						CK N 2
	LVDSXX_3P	42	6	CK 2		CK 2		CK 2			CK 2						CK 2
	LVDSXX_4N	41	5	CKE 3		CKE 3		CKE 3			CKE 3						CKE 3
	LVDSXX_4P	40	4	CKE 2		CKE 2		CKE 2			CKE 2						CKE 2
	LVDSXX_5N	39	3	ODT 3		ODT 3		ODT 3			ODT 3						ODT 3
	LVDSXX_5P	38	2	ODT 2		ODT 2		ODT 2			ODT 2						ODT 2
	LVDSXX_6N	37	1	CS N 3		CS N 3		CS N 3			CS N 3						CS N 3
	LVDSXX_6P	36	0	CS N 2		CS N 2		CS N 2			CS N 2						CS N 2
Lane 2	LVDSXX_7N	35	11	BA 2	BA 2	BA 2	BA 2	BA 2	BG 0	BG 0	BG 0	BA 2	A 21	A 21	A 22	A 22	
	LVDSXX_7P	34	10	BA 1	BA 1	BA 1	BA 1	BA 1	BA 1	BA 1	BA 1	BA 1	A 20	A 20	A 21	A 21	
	LVDSXX_8N	33	9	BA 0	BA 0	BA 0	BA 0	BA 0	BA 0	BA 0	BA 0	BA 0	A 19	A 19	A 20	A 20	
	LVDSXX_8P	32	8	CAS N 0	CAS N 0	CAS N 0	CAS N 0	CAS N 0	A 17	A 17	A 17	A 17	A 18	A 18	A 19	A 19	
	LVDSXX_9N	31	7	RAS N 0	RAS N 0	RAS N 0	RAS N 0	RAS N 0	A 16	A 16	A 16	A 16	A 17	A 17	A 18	A 18	
	LVDSXX_9P	30	6	A 15	A 15	A 15	A 15	A 15	A 15	A 15	A 15	A 15	A 16	A 16	A 17	A 17	
	LVDSXX_10N	29	5	A 14	A 14	A 14	A 14	A 14	A 14	A 14	A 14	A 14	A 15	A 15	A 16	A 16	
	LVDSXX_10P	28	4	A 13	A 13	A 13	A 13	A 13	A 13	A 13	A 13	A 13	A 14	A 14	A 15	A 15	
	LVDSXX_11N	27	3	A 12	A 12	A 12	A 12	A 12	A 12	A 12	A 12	A 12	A 13	A 13	A 14	A 14	
	LVDSXX_11P	26	2										A 12	A 12	A 13	A 13	A 14
	LVDSXX_12N	25	1														
	LVDSXX_12P	24	0														
Lane 1	LVDSXX_13N	23	11	A 11	A 11	A 11	A 11	A 11	A 11	A 11	A 11	A 11	A 12	A 12	A 13	A 13	
	LVDSXX_13P	22	10	A 10	A 10	A 10	A 10	A 10	A 10	A 10	A 10	A 10	A 11	A 11	A 12	A 12	
	LVDSXX_14N	21	9	A 9	A 9	A 9	A 9	A 9	A 9	A 9	A 9	A 9	A 10	A 10	A 11	A 11	
	LVDSXX_14P	20	8	A 8	A 8	A 8	A 8	A 8	A 8	A 8	A 8	A 8	A 9	A 9	A 10	A 10	
	LVDSXX_15N	19	7	A 7	A 7	A 7	A 7	A 7	A 7	A 7	A 7	A 7	A 8	A 8	A 9	A 9	
	LVDSXX_15P	18	6	A 6	A 6	A 6	A 6	A 6	A 6	A 6	A 6	A 6	A 7	A 7	A 8	A 8	
	LVDSXX_16N	17	5	A 5	A 5	A 5	A 5	A 5	A 5	A 5	A 5	A 5	A 6	A 6	A 7	A 7	
	LVDSXX_16P	16	4	A 4	A 4	A 4	A 4	A 4	A 4	A 4	A 4	A 4	A 5	A 5	A 6	A 6	
	LVDSXX_17N	15	3	A 3	A 3	A 3	A 3	A 3	A 3	A 3	A 3	A 3	A 4	A 4	A 5	A 5	
	LVDSXX_17P	14	2	A 2	A 2	A 2	A 2	A 2	A 2	A 2	A 2	A 2	A 3	A 3	A 4	A 4	
	LVDSXX_18N	13	1	A 1	A 1	A 1	A 1	A 1	A 1	A 1	A 1	A 1	A 2	A 2	A 3	A 3	
	LVDSXX_18P	12	0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 0	A 1	A 1	A 2	A 2	
Lane 0	LVDSXX_19N	11	11	CK N 1	CK N 1	PAR 0	PAR 0	PAR 0	PAR 0	PAR 0	PAR 0	REF N 0	A 0	A 0	A 1	A 1	
	LVDSXX_19P	10	10	CK 1	CK 1	ERR_OUT N / ERR_OUT#	ERR_OUT N / ERR_OUT#	ERR_OUT N / ERR_OUT#	CS N 1	CS N 1	CS N 1	AINV 0	AINV 0	A 0	A 0	A 0	
	LVDSXX_20N	9	9	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	CK N 0	
	LVDSXX_20P	8	8	CK 0	CK 0	CK 0	CK 0	CK 0	CK 0	CK 0	CK 0	CK 0	CK 0	CK 0	CK 0	CK 0	
	LVDSXX_21N	7	7	CKE 1	CKE 1	CKE 1	CKE 1	CKE 1	CKE 1	CKE 1	CKE 1	WE N 0	RWB N 0	RWB N 0	REF N 0	RPS N 0	
	LVDSXX_21P	6	6	CKE 0	CKE 0	CKE 0	CKE 0	CKE 0	CKE 0	CKE 0	CKE 0	A 20	RWA N 0	RWA N 0	WE N 0	WPS N 0	
	LVDSXX_22N	5	5	ODT 1	ODT 1	ODT 1	ODT 1	ODT 1	ODT 1	ODT 1	ODT 1	A 19	LDB N 0	LDB N 0	CS N 0	DOFF N 0	
	LVDSXX_22P	4	4	ODT 0	ODT 0	ODT 0	ODT 0	ODT 0	ODT 0	ODT 0	ODT 0	A 18	LDA N 0	LDA N 0	BA 2		
	LVDSXX_23N	3	3	CS N 1	CS N 1	CS N 1	CS N 1	CS N 1	ACT N 0	ACT N 0	ACT N 0	CS N 1	LBK1 N 0	LBK1 N 0	BA 1		
	LVDSXX_23P	2	2	CS N 0	CS N 0	CS N 0	CS N 0	CS N 0	CS N 0	CS N 0	CS N 0	CS N 0	LBK0 N 0	LBK0 N 0	BA 0		
	LVDSXX_24N	1	1	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0	RESET N 0		
	LVDSXX_24P	0	0	WE N 0	WE N 0	WE N 0	WE N 0	WE N 0	BG 1	BG 1	BG 1	BA 3	CFG N 0	CFG N 0			

Date	Version	Changes
July 2017	2017.07.26	Initial release.
January 2018	2018.01.15	The external memory interface pin information is applicable for both Intel Stratix 10 ES and production devices.
October 2018	2018.10.23	Added the Sub-Bank, Package Name, and Index within I/O Sub-Bank columns.
February 2021	2021.02.25	- Replaced the alert_n signal to ERR_OUT_N/ERR_OUT# in Lane0, LVDSXX_19P. - Removed reference to LPDDR3 as it is not a supported protocol for Intel Stratix 10 devices.