



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
			GND					R25	P25								
			GND					P34	A27								
			GND					P33	J26								
			GND					P30	J25								
			GND					P29	T28								
			GND					P28	H27								
			GND					P26	G26								
			GND					M32	G25								
			GND					M31	F28								
			GND					M34	F27								
			GND					M33	E26								
			GND					M30	E25								
			GND					M29	G28								
			GND					L32	D27								
			GND					L31	D24								
			GND					K34	D22								
			GND					K33	C26								
			GND					K30	C25								
			GND					K29	C24								
			GND					J32	C22								
			GND					J31	B28								
			GND					H34	B27								
			GND					H33	B25								
			GND					G32	B23								
			GND					G31	B22								
			GND					F34	B21								
			GND					F33	AH28								
			GND					E32	AH24								
			GND					E31	AH20								
			GND					D34	AH20								
			GND					D33	AG28								
			GND					C34	AG26								
			GND					C31	AG24								
			GND					B34	AG22								
			GND					B33	AG21								
			GND					B30	AG20								
			GND					B29	AF28								
			GND					B28	AF27								
			GND					AP33	AF26								
			GND					AP32	AF25								
			GND					AP30	AF23								
			GND					AN32	AE26								
			GND					AN31	AE25								
			GND					AN30	AE23								
			GND					AM34	AH28								
			GND					AM33	AD27								
			GND					AL32	AC26								
			GND					AL31	AC25								
			GND					AK34	AB28								
			GND					AK33	AB27								
			GND					AK32	AB26								
			GND					AL31	AA25								
			GND					AH34	A27								
			GND					AH33	A26								
			GND					AG32	A23								
			GND					AG31	A21								
			GND					AF34	V7								
			GND					AF33	W9								
			GND					AF30	W22								
			GND					AF29	W19								
			GND					AE32	W17								
			GND					AE31	W15								
			GND					AD34	V8								
			GND					AD33	V5								
			GND					AD30	V20								
			GND					AD29	V2								
			GND					AC32	V18								
			GND					AC31	V16								
			GND					AB34	V14								
			GND					AB33	V12								
			GND					AB30	V10								
			GND					AB29	U9								
			GND					AA32	U17								
			GND					AA32	U13								
			GND					AA31	T8								
			GND					AA28	T20								
			GND					AA26	T18								
			GND					A33	T14								
			GND					A32	T10								
			GND					A31	R19								
			GND					A30	R13								
			GND					A28	P18								
			GND					V23	P12								
			GND					V21	N9								
			GND					V19	N5								
			GND					V17	N18								
			GND					V15	N15								
			GND					V13	N11								
			GND					W8	W16								
			GND					W5	M12								
			GND					W22	L8								
			GND					W20	L20								
			GND					W2	L17								
			GND					W18	L11								
			GND					W16	H8								
			GND					W14	H17								
			GND					W11	G9								
			GND					V23	E20								
			GND					V21	E11								
			GND					V19	B2								
			GND					V15	AG8								
			GND					V13	AG14								
			GND					U22	AD20								
			GND					U20	AD18								
			GND					U18	AA20								
			GND					U16	AA11								



Bank number	IO Module (Note 1)	VREF	Pin Function	Optional Function	Configuration Function	Dedicated Tx/Rx Channel with OCT Rd	Emulated LVDS Output Channel/ Dedicated LVDS Input Channel with no OCT Rd (Note 2)	F1152	F780	DQS for X4 for F1152	DQS for X8/X9 for F1152 (Note 3)	DQS for X16/X18 for F1152 (Note3)	DQS for X32/X36 for F1152 (Note 3)	DQS for X4 for F780	DQS for X8/X9 for F780 (Note 3)	DQS for X16/X18 for F780 (Note 3)	DQS for X32/X36 for F780 (Note 3)
			VCCIOA4					AG17	AG10								
			VCCIOA4					AJ17	AD13								
			VCCIOA4					AL14	AD10								
			VCCIO4B					AH11									
			VCCIO4B					AJ8									
			VCCIO5A					AG3	I2								
			VCCIO5A					AD3	U2								
			VCCIO5A					AA6	R2								
			VCCIO5A					AA3	AE2								
			VCCIO5B					AA5									
			VCCIO5B					AH8									
			VCCIO5A					I6	K2								
			VCCIO5A					I3	G2								
			VCCIO6A					P3	D2								
			VCCIO6A					L3									
			VCCIO6B					L6									
			VCCIO6B					H6									
			VCCIO7A					F14	B7								
			VCCIO7A					F11	B4								
			VCCIO7A					G14	B13								
			VCCIO7A					G11	B10								
			VCCIO7B					G8									
			VCCIO7B					G8									
			VCCIO8A					F22	F18								
			VCCIO8A					F20	F16								
			VCCIO8A					C23	C20								
			VCCIO8A					C20	B18								
			VCCIO8B					G17									
			VCCIO8B					G23									
			VCCIO8B					H22									
			VCCIO8C					K26	G23								
			VCCPD3A					AC20	AB18								
			VCCPD3A					AC19	AA18								
			VCCPD3B					AC21									
			VCCPD3C					AC24	Y21								
			VCCPD4A					AD16	AA13								
			VCCPD4A					AC16	AA12								
			VCCPD4B					AC13									
			VCCPD5A					Y12	U8								
			VCCPD5A					AA12	U7								
			VCCPD5B					AC12									
			VCCPD6A					T12	M8								
			VCCPD6A					R12	M7								
			VCCPD6B					M11									
			VCCPD7A					M15	J13								
			VCCPD7A					M14	H13								
			VCCPD7B					L12									
			VCCPD8A					M19	H16								
			VCCPD8A					L19	G16								
			VCCPD8B					M22									
			VCCPD8C					M24	G21								
3A	VREFB3A0		VREFB3A0	VREFB3A0				AE20	Y17								
3B	VREFB3B0		VREFB3B0	VREFB3B0				AE22									
4A	VREFB4A0		VREFB4A0	VREFB4A0				AD15	AB12								
4B	VREFB4B0		VREFB4B0	VREFB4B0				AD13									
5A	VREFB5A0		VREFB5A0	VREFB5A0				AB11	W7								
5B	VREFB5B0		VREFB5B0	VREFB5B0				AD11									
6A	VREFB6A0		VREFB6A0	VREFB6A0				M11	L9								
6B	VREFB6B0		VREFB6B0	VREFB6B0				M12									
7A	VREFB7A0		VREFB7A0	VREFB7A0				L15	H12								
7B	VREFB7B0		VREFB7B0	VREFB7B0				K13	H18								
8A	VREFB8A0		VREFB8A0	VREFB8A0				K19	H18								
8B	VREFB8B0		VREFB8B0	VREFB8B0				M23									
			NC					AL30	AF21								
			NC					AM30	AF22								
			VCCL_GXB					V28	P23								
			VCCL_GXB					V26	P21								
			VCCL_GXB					V27	N24								
			VCCL_GXB					U25	N22								
			VCCL_GXB					T28	M23								
			VCCL_GXB					T26	T23								
			VCCL_GXB					R27	T21								
			VCCL_GXB					R25	R24								
			VCCL_GXB					V28									
			VCCL_GXB					V26									
			VCCL_GXB					V27									
			VCC0B					U23	Y15								
			VCC0B					J12	N7								
			VCC0B					L18	J15								
			VCC0B					AD16	P20								
			RREF0					AP31	AA21								
			RREF1					A29	A22								
			VCCA					U24	R20								
			VCCA					R24	N21								
			VCCA					AA24	U21								
			VCCA					W24									
			VCC0H_GXB					P27	U23								
			VCC0H_GXB					N28	U22								
			VCC0H_GXB					AB25	M22								
			VCC0H_GXB					AA27	L22								

- Notes:
 (1) An IO module is a group of 16 IO pins.
 (2) When not used as DIFFIN or DIFFIO, TX, all pins marked with * (DIFFIN_#p/n) can be configured as emulated LVDS output channels (DIFFOUT). Only DIFFIN pins of the same index group (e.g DIFFIN_B1p and DIFFIN_B1n) can be used to form an emulated LVDS output channel.
 (3) When not used as clocks, the CQn and DQSn pins can be used as DQ pins.



Pin Name	Pin Type (1st and 2nd Function)	Pin Description
Clock and PLL Pins		
CLK[4:15]	Clock, Input	Single ended clock input pin.
DIFFCLK[0:5]p	Clock, Input	Clock input pin for differential clock input. OCT Rd is not supported.
DIFFCLK[0:5]n	Clock, Input	Negative clock input for differential clock input. OCT Rd is not supported.
PLL_[1:4]_CLKOUT1p	I/O, Clock	PLL[1:4]_CLKOUT1 (except PLL1 and PLL3 in EP2AGX125 and EP2AGX260) supports 2 clock I/O pins, configured either as one single ended I/O or one differential I/O pair. PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1:4]_CLKOUT1n	I/O, Clock	
PLL_[1:3]_CLKOUT[2:3]p (Note 4)	I/O, Clock	PLL1 and PLL3 in EP2AGX125 and EP2AGX260 support 6 clock I/O pins, configured either as 3 single ended I/Os or 3 differential I/O pairs.
PLL_[1:3]_CLKOUT[2:3]n (Note 4)	I/O, Clock	
Dedicated Configuration/JTAG Pins		
nIO_PULLUP	Input	Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (nCSCO, ASDO, DATA[7:0], CLKUSR, INIT_DONE, DEV_OE, DEV_CLRn) are on or off before and during configuration. A logic high (1.5V, 1.8V, 2.5V, 3.0V or 3.3V) turns off the weak pull-up, while a logic low turns them on.
MSEL[0:3]	Input	Configuration input pins that set the FPGA device configuration scheme.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration done pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
nCEO	I/O, Output (open-drain)	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin.
TCK	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
Optional/Dual-Purpose Configuration Pins		
nCSCO	Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO	Output	Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.
DCLK	I/O (PS, FPP) Output (AS)	Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.
CRC_ERROR	I/O, Output (open-drain)	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as regular I/O if not used for CRC error detection.
DEV_CLRn	I/O, Input	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed.
DEV_OE	I/O, Input	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design.
DATA0	Input	DATA[0] is a dedicated pin that is used for both the passive and active configuration modes.
DATA[1:7]	I/O, Input	Dual-purpose configuration input data pins. The DATA[0:7] pins can be used for byte-wide configuration. DATA[1:7] pins can also be used as user I/O pins after configuration, but not DATA0.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.
Differential I/O Pins		
DIFFIO_RX_[T,B,R][##]p, DIFFIO_RX_[T,B,R][##]n	I/O, RX channel	These are true LVDS receiver channels with OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX_[T,B,R][##]p, DIFFIO_TX_[T,B,R][##]n	I/O, TX channel	These are true LVDS transmitter channels. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used as true LVDS transmitter channels, these pins can be configured as true LVDS receiver channels without OCT Rd support (DIFFIN_[T,B,R][##][p,n]). If not used for differential signaling, these pins are available as user I/O pins.
DIFFIN_[T,B,R][##]p, DIFFIN_[T,B,R][##]n	I/O, RX channel	These are true LVDS receiver channels without OCT Rd support. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used as true LVDS receiver channels without OCT Rd support, these pins can be configured as true LVDS transmitter channels (DIFFIO_TX_[T,B,R][##][p,n]). If not used for differential signaling, these pins are available as user I/O pins.
DIFFOUT_[##]p, DIFFOUT_[##]n	I/O, TX channel	These are emulated LVDS output channels. On I/O banks, there are true LVDS input buffers but no true LVDS output buffers. However, all column user I/Os, including I/Os with true LVDS input buffers, (DIFFIO_RX_[T,B,R][##][p,n], DIFFIN_[T,B,R][##][p,n]) can be configured as emulated LVDS output buffers. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
External Memory Interface Pins		
DQS[##][T,B,R]	I/O, DQS	Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can also drive to internal logic.
DQSn[##][T,B,R] (Note 5)	I/O, DQSn	Optional complementary data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry.
DQ[##][T,B,R]	I/O, DQ	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.
CQ[##][T,B,R]	DQS	Optional data strobe signal for use in QDRII SRAM. These are the pins for echo clocks.
CQn[##][T,B,R] (Note 5)	DQS	Optional complementary data strobe signal for use in QDRII SRAM. These are the pins for echo clocks.
Reference Pins		
RUP[0:2]	I/O, Input	Reference pins for I/O banks. The RUP pins share the same VCCIO with the I/O bank where they are located. The external precision resistor RUP must be connected to the designated RUP pin within the bank. If not required, this pin is a regular I/O pin.
RDN[0:2]	I/O, Input	Reference pins for I/O banks. The RDN pins share the same GND with the I/O bank where they are located. The external precision resistor RDN must be connected to the designated RDN pin within the bank. If not required, this pin is a regular I/O pin.
DNU	Do Not Use	Do Not Use (DNU).
NC	No Connect	Do not drive signals into these pins.



Pin Name	Pin Type (1st and 2nd Function)	Pin Description
Supply Pins		
VCC	Power	VCC supplies power to the core and periphery.
VCCD_PLL[1:6]	Power	Digital power for PLL[1:6]. All of these pins must be connected even if the PLL is not used
VCCCB	Power	Configuration RAM bits power supply.
VCCA_PLL[1:6]	Power	Analog power for PLL [1:6]. All of these pins must be connected even if the PLL is not used
VCCIO[3:8][A,B]	Power	These are I/O supply voltage pins for banks 3 through 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all LVDS, LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V,3.3V), HSTL(12,15,18),SSTL(15,18,2),3.0V PCI/PCI-X I/O as well as LVTTTL (1.8V, 2.5V, 3.0V, 3.3V) I/O standards. VCCIO also supplies power to the input buffers used for LVCMOS(1.2V, 1.5V, 1.8V, 2.5V, 3.0V, 3.3V), 3.0V PCI/PCI-X and LVTTTL (1.8V, 2.5V, 3.0V, 3.3V) I/O standards.
VCCIO[3:8]C	Power	These are configuration and JTAG supply voltage pins for banks 3C and 8C. Each bank can support a different voltage level. For AS/PP/FPP configuration schemes, VCCIO8C supports 1.8V, 2.5V, 3.0V or 3.3V. JTAG can support 1.5V, 1.8V, 2.5V, 3.0V or 3.3V.
VCCPD[3:8][A,B], VCCPD[3:8]C	Power	Dedicated power pins. This supply is used to power the I/O pre-drivers and the input buffers for HSTL/SSTL input buffers. This can be connected to 3.3V, 3.0V or 2.5V. For 3.3V I/O standard connect VCCPD to 3.3V, for 3.0V I/O standard connect VCCPD to 3.0V and for 2.5V/1.8V/1.2V I/O standards connect VCCPD to 2.5V
VCCBAT	Power	Battery back-up power supply for design security volatile key register.
GND	Ground	Device ground pins.
VREF[3:8][A,B]N0	Power	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. These pins cannot be used as regular I/Os.
Transceiver Pins		
VCCL_GXB	Power	Supplies power to the transceiver PMA TX, PMA RX and clocking.
VCCCH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.
VCCA	Power	Supplies power to the transceiver PMA regulator.
GXB_RX[0:15]p (Note 6)	Input	High speed positive differential receiver channels.
GXB_RX[0:15]n (Note 6)	Input	High speed negative differential receiver channels.
GXB_TX[0:15]p (Note 6)	Output	High speed positive differential transmitter channels.
GXB_TX[0:15]n (Note 6)	Output	High speed negative differential transmitter channels.
REFCLK[0:7]p	Input	High speed differential reference clock positive.
REFCLK[0:7]n	Input	High speed differential reference clock complement.
RREF[0:1]	Input	Reference resistor for transceiver.

Notes:

1. Refer to the Arria II GX Device Datasheet and Pin Connection Guidelines for the recommended operating conditions.
2. This pin definition is prepared based on the EP2AGX260.
3. Some of the pull-up /pull down resistors mentioned in the table above may not be required, depending on the exact device configuration scheme.
The ability to NC or short them may be valuable during the debug phase, should you be required to use a different configuration scheme.
Refer to the Configuring Arria II GX Devices chapter in the Arria II GX Device Handbook for more information.
4. PLL[1,3]_CLKOUT[2..3][p,n] are only available in PLL1 and PLL3 in EP2AGX125 and EP2AGX260.
5. When not used as clocks, the CQn and DQSn pins can be used as DQ pin.
6. Transceiver signals GXB_RX[15..0] and GXB_TX[15..0] are device specific.

PLL_1	8C	8B	8A	7A	7B	PLL_2	
		VREFB8BN0	VREFB8AN0	VREFB7AN0	VREFB7BN0		
Transceiver Block (QL3)						6B	VREFB6BN0
Transceiver Block (QL2)						6A	VREFB6AN0
Transceiver Block (QL1)						PLL_5	
Transceiver Block (QL0)						PLL_6	
PLL_4	3C	3B	3A	4A	4B	PLL_3	
		VREFB3BN0	VREFB3AN0	VREFB4CN0	VREFB4BN0		
						5A	VREFB5AN0
						5B	VREFB5BN0

This is a top view of the silicon die that corresponds to a reverse view for flip chip packages. It is a graphical representation only.



Pin Information for the Arria[®] II GX EP2AGX260 Device
Version 1.1

Version Number	Date	Changes Made
1.0	2/27/2009	Initial release.
1.1	5/29/2009	Added DNU in Pin List and Pin Definitions.