

AN 872: Thermal and Power Guidelines

For Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA



AN-872 | 2019.08.30 Latest document on the web: PDF | HTML



Contents

1.	Introduction	3
	1.1. About this Document	
	1.2. Power Specification	
	1.3. Prerequisites	
	1.4. Tools Requirements	
2.	Using the Board Management Controller	5
	2.1. Auto-Shutdown	
	2.2. Recovering After Auto-Shutdown	
	2.3. Monitor On-Board Sensors Using OPAE	
	2.4. Monitor On-Board Sensors Using BWMonitor	
3.	AFU Design Power Verification	9
	3.1. Power Measurement Flow	
	3.2. Measuring the Total Board Power	
	3.3. Measuring the Real Static Power	
	3.3.1. Using the Intel Quartus Prime Programmer	
	3.4. Estimating the Worst Case Core Static Power	14
4.	Document Revision History for Thermal and Power Guidelines for Intel PAC with Intel Arria 10 GX FPGA	16







1. Introduction

1.1. About this Document

This document provides methods to estimate and validate the power and thermal performance of your AFU design using the Intel $^{\otimes}$ Programmable Acceleration Card with Intel Arria $^{\otimes}$ 10 GX FPGA in the target server platform.

1.2. Power Specification

The board management controller monitors and manages thermal and power events on the Intel FPGA PAC. When the board or FPGA is overheating or drawing excessive current, the board management controller shuts down the FPGA power for protection. Subsequently, it also brings down the PCIe link which may cause an unexpected system crash.

Refer to *Auto-Shutdown* for more details about the criteria that triggers board shutdown. In normal cases, the FPGA temperature and power are by far the leading cause of shutdown. To minimize downtime and ensure system stability, Intel recommends that the total board power does not go beyond 66 W and FPGA power does not go beyond 45 W.

Individual components and board assemblies have power variability. Therefore, the nominal values are lower than the limits to ensure that the board does not experience a random shutdown in a system with varying workloads and inlet temperatures.

Table 1. Power Specification

System	Total Board Power (watts)	FPGA Power (watts)
A system with an FPGA Interface Manager (FIM) and AFU that runs with worst-case throttling workload for minimum 15 minutes at the core temperature of 95°C.	66	45

The total board power varies depending on your Accelerator Functional Unit (AFU) design (amount and frequency of logic toggling), inlet temperature, system temperature and airflow of the target slot for the Intel FPGA PAC. To manage this variability, Intel recommends you meet this power specification to prevent power shutdown by the Board Management Controller.

Related Information

Auto-Shutdown on page 5

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered



1.3. Prerequisites

The server original equipment manufacturer (OEM) must validate that each Intel FPGA PAC interfacing to a PCIe slot in a target server platform can stay within the thermal limits even when the board consumes the maximum allowed power (66 W). For more information, refer to the *Intel PAC with Intel Arria 10 GX FPGA Platform Qualification Guidelines*⁽¹⁾.

1.4. Tools Requirements

You must have the following tools to estimate and evaluate the power and thermal performance.

- Software:
 - Intel Acceleration Stack for Development
 - BWtoolkit
 - AFU Design⁽²⁾
 - Tcl script (download) Required to format the programming file for analysis
 - Early Power Estimator for Intel Arria 10 devices
 - Intel FPGA PAC Power Estimator Sheet (download)
- Hardware:
 - Intel FPGA PAC
 - Micro-USB cable⁽³⁾
 - Target Server for Intel FPGA PAC⁽⁴⁾

Intel recommends you to follow the *Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA* for software installation.

Related Information

Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA

⁽⁴⁾ Ensure that your OEM has validated the targeted PCIe slot(s) in accordance to the Platform Qualification Guidelines for your Intel FPGA PAC.



⁽¹⁾ Contact your Intel support representative to access this document.

⁽²⁾ The build_synth directory is created after you compile your AFU.

⁽³⁾ In Acceleration Stack 1.2, the board monitoring is performed over PCIe.





2. Using the Board Management Controller

2.1. Auto-Shutdown

The Board Management Controller monitors and controls resets, different power rails, FPGA and board temperatures. When the Board Management Controller senses conditions that can potentially damage the board, it automatically shuts down board power for protection.

Note:

When the FPGA loses power, the PCIe link between the Intel FPGA PAC and host is down. In many systems, the PCIe link-down may cause a system crash.

Table 2. Auto-Shutdown Criteria

The following table lists the criteria beyond which the Board Management Controller shuts down board power.

Parameter	Threshold Limit
Board Power	66 W
12v Backplane Current	6 A
12v Backplane Voltage	14 V
1.2v Current	16 A
1.2v Voltage	1.4 V
1.8v Current	8 A
1.8v Voltage	2.04 V
3.3v Current	8 A
3.3v Voltage	3.96 V
FPGA Core Voltage	1.08 V
FPGA Core Current	60 A
FPGA Core Temperature	100°C
Core Supply Temperature	120°C
Board Temperature	80°C
QSFP Temperature	90°C
QSFP Voltage	3.7 V

2.2. Recovering After Auto-Shutdown

The Board Management Controller holds power off until the next power cycle. Therefore, when an Intel FPGA PAC card power is shut down, you must power cycle the server to return power to the Intel FPGA PAC.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

9001:2015 Registered



The common cause of power shutdown is the FPGA overheating (when the core temperature is over 100°C), or the FPGA drawing excessive current. This typically happens when the AFU design exceeds the Intel FPGA PAC defined power envelopes or there is insufficient airflow. In this case, you must reduce power consumption in your AFU.

2.3. Monitor On-Board Sensors Using OPAE

Use the fpgainfo command line program to gather the temperature and power sensor data from the Board Management Controller. You can use this program with the Acceleration Stack 1.2 and beyond. For Acceleration Stack 1.1 or older, use the BWMonitor tool as described in the next section.

• To gather the temperature data:

```
bash-4.2$ fpgainfo temp
```

Sample output:

```
Board Management Controller, microcontroller FW version 26889
Last Power Down Cause: POK_CORE
Last Reset Cause: None
//***** TEMP *****//
Object Id
                                : 0xF300000
PCIe s:b:d:f
                               : 0000:04:00:0
                                : 0x09C4
Device Id
                               : 0x00
Socket Id
Ports Num
                               : 01
: 0x121000200000161
Bitstream Id
                              : 0x10201
: 0x10201
: 93abeb6a-30c8-5f77-8172-d828c3a699ca
Bitstream Version
Pr Interface Id
(11) FPGA Core TEMP
                                : 47.00 °C
(12) Board TEMP
(14) QSFP TEMP
                                : No reading (reading state unavailable)
(15) Core Supply Temp
```

To gather the power data:

```
bash-4.2$ fpgainfo power
```

Sample output:

```
Board Management Controller, microcontroller FW version 26889
Last Power Down Cause: POK_CORE
Last Reset Cause: None
//***** POWER *****//
Object Id
                              : 0xF300000
                              : 0000:04:00:0
: 0x09C4
PCIe s:b:d:f
Device Id
                              : 0x00
Socket Id
Ports Num
                               : 01
                              : 0x121000200000161
Bitstream Id
Bitstream Version
                              : 0x10201
: 93abeb6a-30c8-5f77-8172-d828c3a699ca
Pr Interface Id
( 3) 1.2V Voltage
( 4) 1.2V Current
                              : 1.22 Volts
: 2.66 Amps
(5) 1.8V Voltage
                              : 1.83 Volts
                              : 2.91 Amps
: 3.36 Volts
( 6) 1.8V Current
( 6) 1.8V Current
( 7) 3.3V Mgmt Voltage
( 8) 3.3V Current
( 9) FPGA Core Voltage
(10) FPGA Core Current
                              : 0.72 Amps
: 0.90 Volts
                              : 7.65 Amps
(13) QSFP P3V3
                            : No reading (reading state unavailable)
```



AN-872 | 2019.08.30



```
(16) Core Supply Temp Input : 0.48 Volts
(17) VCCR Voltage : 1.04 Volts
(18) VCCT Voltage : 1.04 Volts
(19) VCCR Current : 1.06 Amps
(20) VCCT Current : 0.22 Amps
(21) VPP Voltage : 2.54 Volts
(22) VTT Voltage : 0.59 Volts
```

2.4. Monitor On-Board Sensors Using BWMonitor

BWMonitor is a BittWare tool that allows you to measure FPGA/board temperature, voltage, and current.

Prerequisite: You must install a micro-USB cable between the Intel FPGA PAC and the server.

1. Install the appropriate BittWorks II Toolkit-Lite software, firmware, and bootloader.

Table 3. OS-Compatible BittWorks II ToolkitLite Version

Operating System	Release	BittWorks II Toolkit-Lite Version	Install Command
CentOS 7.4/RHEL 7.4	2018.6 Enterprise Linux 7 (64-bit)	bw2tk- lite-2018.6.el7.x86_64.rpm	sudo yum install bw2tk-\ lite-2018.6.el7.x86_64.rpm
Ubuntu 16.04	2018.6 Ubuntu 16.04 (64-bit)	bw2tk- lite-2018.6.u1604.amd64.deb	sudo dpkg -i bw2tk-\ 2018.6.u1604.amd64.deb

Refer the Getting Started webpage to download the BMC firmware and tools:

BMC Firmware version: 26889BMC Bootloader version: 26879

Save the files to a known location on the host machine. The following script prompts for this location.

2. Add Bittware tool to PATH:

```
export PATH=/opt/bwtk/2018.6.0L/bin/:$PATH
```

You can launch the BWMonitor using:

/opt/bwtk/2018.6L/bin/bwmonitor-gui&



Figure 1. Sample Measurements

Na	me	Value	Status
-	🔀 Board Management Controller		
	X Microcontroller	Version 26815	Powered on
•	SDR Sensors	TDP (tot	al board power)
	Board Power	65 Watts	OK
	12v Backplane Current	5.40 Amps	OK
	12v Backplane Voltage	12.01 Volts	OK
	1.2v Current	2.66 Amps	OK
	1.2v Voltage	1.22 Volts	OK
	1.8v Current	3.45 Amps	OK
	1.8v Voltage	1.83 Volts	OK
	3.3v Current	1.27 Amps	OK
	3.3v Voltage	3.36 Volts	OK
	FPGA Core Voltage	0.93 Volts	ОК
	FPGA Core Current	39.32 Amps	ОК
	FPGA Core Temperature	72 degrees C	OK
	Core Supply Temperature	94 degrees C	OK
	Board Temperature	30 degrees C	OK
	 QSFP Temperature 		Unavailable
	QSFP Voltage		Unavailable
	VCCR Voltage	1.05 Volts	OK FPGA metrics
	VCCT Voltage	1.04 Volts	OK
	VCCR Current	2.00 Amps	OK
	VCCT Current	0.37 Amps	OK
	VPP Voltage	2.54 Volts	OK
	VTT Voltage	0.61 Volts	OK





3. AFU Design Power Verification

3.1. Power Measurement Flow

To evaluate the power for your AFU design, capture the following metrics:

- Total board power and FPGA temperature
 (after running the worst-case data patterns on your design for 15 minutes)
- Static Power and Temperature
 (using a static power measurement design)
- Worst Case Static Power
 (predicted values using the Early Power Estimator for Intel Arria 10 devices)

Then, use the *Intel FPGA PAC Power Estimator Sheet* (download) with these recorded metrics to verify if your AFU design meets the specification.

3.2. Measuring the Total Board Power

Follow these steps:

- 1. Install the Intel PAC with Intel Arria 10 GX FPGA into a qualified PCIe slot in the server. If you are using BWMonitor for measurement, connect the Micro-USB cable from back of the card to any USB port of the server.
- 2. Load your AFU and run at its maximum power.
 - a. If the AFU uses Ethernet, then ensure that the network cable or module is inserted and connected to the link partner and network traffic is turned on in the AFU.
 - b. If appropriate, run DMA continuously to exercise on-board DDR4.
 - c. Run your applications on the host to feed the AFU the worst-case traffic as well as to fully exercise FPGA. Ensure that you stress the FPGA with the most stressful data traffic.

Run this step for minimum 15 minutes to allow the FPGA core temperature to settle.

Note: During testing, monitor the total board power, FPGA power, and FPGA core temperature value to ensure they stay within specification. If 66 W, 45 W, or 100°C limits are reached, stop the test immediately.

3. After the FPGA core temperature becomes stable, use the fpgainfo program or BWMonitor tool to record the total board power and FPGA core temperature. Input these values in row **Step 1: Total board power measurement** of the *Intel FPGA PAC Power Estimator Sheet*.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

9001:2015 Registered



Figure 2. Intel FPGA PAC Power Estimator Sheet Sample

	Item	Measured Value	Instructions
Step 1: Total board	Total active board power with traffic (W)	45	Run your AFU on Rush Creek and measure board power & core temperature using "FGGAinfo' Tool, (or BWMonitor tool if you use Acceleration Stack 1.1 and older). Run worst case traffic/workload of AFU (for example: DMA running, network cable plugged if
	Temperature of FPGA core with traffic (°C)	57	applicable, and max activity within AFU). Let it run for at least 15 mins before taking measurement.
	FPGA core static current (A)	4	
Step 2: FPGA static power measurement	FPGA core static voltage (V)	0.9	
	FPGA core temperature of step 2 (°C)	35	Measure on hardware the FPGA core's static power, must use provide tcl script to process FPGA programming file (afu_fit.sof) first. Get the "FPGA Core Current" and "FPGA core Voltage", "FPGA Core TEMP" readings
Step 3: Worst FPGA core static power	Maximum core P _{static} from EPE @95°C (W)	16	Generate Early Power Estimator (EPE) file from AFU quartus design project, and import this file to Arria 10 EPE caculator to get the max static power your design will achieve
		L	Type in measurement results here
Calculated output	Maximum board power of AFU (W)	65.6	Highest total board power your AFU design will reach, if this number is smaller than 66W the design meets power specification
	manifest of period of ALO (V)	1	are medige messa power apsementary
			Final total board power of AFU design

3.3. Measuring the Real Static Power

Leakage current is a leading cause of board-to-board power consumption variation. The power measurements from the above section include power due to leakage current (static power) and power due to the AFU logic (dynamic power). In this section, you will measure the static power of the board-under-test in order to understand the dynamic power.

Before measuring the FPGA static power, use the disable-gpio-input-buffer-intel-pac-arrial0-gx.tcl script (download) to process the FPGA programming file, (*.sof file) which contains a FIM and AFU design. The tcl script disables all FPGA input pins to ensure that there is no toggling inside the FPGA (which means no dynamic power). Refer to the Minimal Flow Example to compile a sample AFU. The generated *.sof file is located at:

```
cd $OPAE_PLATFORM_ROOT/hw/samples/<afu name>
$ OPAE_PLATFORM_ROOT/hw/samples/<afu name>build_synth/build/output_files/
afu_*.sof
```

You must save the disable-gpio-input-buffer-intel-pac-arria10-gx.tcl in the above directory and then run the following command:

```
# quartus_asm -t disable-gpio-input-buffer-intel-pac-arria10-gx.tcl
afu_*.sof
```

Sample output:





```
the Intel FPGA IP License Agreement, or other applicable license Info:
agreement, including, without limitation, that your use is for Info: the sole
purpose of programming logic devices manufactured by Info: Intel and sold by
Intel or its authorized distributors. Please Info: refer to the applicable
agreement for further details.
Info: Processing started: Thu Aug 23 13:10:48 2018 Info: Command: quartus_asm -
t disable-qpio-input-buffer-intel-pac-arria10-qx.tcl Assembler: Post
processing afu_fit.sof
Assembler : Post processing gpio_0_0 Assembler : Post processing gpio_0_1
Assembler: Post processing gpio_0_2 Assembler: Post processing gpio_0_3
Assembler: Post processing gpio_0_4 Assembler: Post processing gpio_0_5
Assembler: Post processing gpio_0_6 Assembler: Post processing gpio_0_7
Assembler: Post processing gpio_1_0 Assembler: Post processing gpio_1_1
Assembler : Post processing gpio_1_2 Assembler : Post processing gpio_1_3
Assembler: Post processing gpio_1_4 Assembler: Post processing gpio_1_5
Assembler: Post processing gpio_1_6 Assembler: Post processing gpio_1_7
Info (23030): Evaluation of Tcl script disable-gpio-input-buffer-intel-pac-
arria10-gx.tcl was
successful
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings Info: Peak
virtual memory: 1128 megabytes
Info: Processing ended: Thu Aug 23 13:10:59 2018 Info: Elapsed time: 00:00:11
Info: Total CPU time (on all processors): 00:00:05
```

Upon successful execution of the tcl script, the afu_*.sof file is updated and ready for FPGA programming.

Follow these steps to measure the real static power:

- 1. Use the Intel Quartus[®] Prime programmer to program the *.sof file. Refer to the Using the Intel Quartus Prime Programmer on page 12 for detailed steps.
- 2. Monitor the FPGA core temperature, voltage, and current using the BWMonitor tool. Enter these values in row **Step 2: FPGA core static power measurement** of the *Intel FPGA PAC Power Estimator Sheet*.

Related Information

- Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA
- Monitor On-Board Sensors Using BWMonitor on page 7



3.3.1. Using the Intel Quartus Prime Programmer

You must have the micro USB cable connected between the Intel FPGA PAC and the server to execute these steps:

1. Find the Root Port and Endpoint of the Intel FPGA PAC card:

```
$ lspci -tv | grep 09c4
```

Example output 1 shows that the Root Port is d7:0.0 and the Endpoint is d8:0.0:

```
-+-[0000:d7]-+-00.0-[d8]----00.0 Intel Corporation Device 09c4
```

Example output 2 shows that the Root Port is 0:1.0 and the Endpoint is 3:0.0:

```
+-01.0-[03]----00.0 Intel Corporation Device 09c4
```

Example output 3 shows that the Root Port is 85:2.0 and the Endpoint is 86:0.0 and.:

```
+-[0000:85]-+-02.0-[86]----00.0 Intel Corporation Device 09c4
```

Note: No output indicates a PCIe* device enumeration failure and that flash is not programmed.

#Mask uncorrectable errors and correctable errors of FPGA

```
$ sudo setpci -s d8:0.0 ECAP_AER+0x08.L=0xffffffff
$ sudo setpci -s d8:0.0 ECAP_AER+0x14.L=0xffffffff
```

Mask uncorrectable errors and Mask correctable errors of RP

```
$ sudo setpci -s d7:0.0 ECAP_AER+0x08.L=0xFFFFFFF
$ sudo setpci -s d7:0.0 ECAP_AER+0x14.L=0xFFFFFFF
```

2. Run the following Intel Quartus Prime Programmer command:

```
sudo $QUARTUS_HOME/bin/quartus_pgm -m JTAG -o 'pvbi;afu_*.sof'
```

Info:

***** Info: Running Quartus Prime Programmer Info: Version 17.0.0 Build 290 04/26/2017 SJ Pro Edition Info: Copyright (C) 2017 Intel Corporation. All rights reserved. Info: Your use of Intel Corporation's design tools, logic functions Info: and other software and tools, and its AMPP partner logic Info: functions, and any output files from any of the foregoing Info: (including device programming or simulation files), and any Info: associated documentation or information are expressly subject Info: to the terms and conditions of the Intel Program License Info: Subscription Agreement, the Intel Quartus Prime License Agreement, Info: the Intel MegaCore Function License Agreement, or other Info: applicable license agreement, including, without limitation, Info: that your use is for the sole purpose of programming logic Info: devices manufactured by Intel and sold by Intel or its Info: authorized distributors. Please refer to the applicable Info: agreement for further details. Info: Processing started: Sun Jan 21 06:39:24 2018 Info: Command: quartus_pgm -m JTAG -o pvbi;dcp_1_1.jic Info (213045): Using programming cable "A10SA4 [1-1.4.3.1]" Info (213011): Using programming file dcp_1_1.jic with checksum 0x237FE3AA for device 10AX115N3@1 Info (209060): Started Programmer operation at Sun Jan 21 06:39:37 2018 Info (209016): Configuring device index 1 Info (209017): Device 1 contains JTAG ID code 0x02E660DD Info (209007): Configuration succeeded -- 1 device(s) configured



AN-872 | 2019.08.30



```
Info (209018): Device 1 silicon ID is 0x21 Info (209044):
Erasing ASP configuration device(s) Info (209019): Blankchecking
device(s) Info (209023): Programming device(s) Info
(209021): Performing CRC verification on device(s) Info
(209011): Successfully performed operation(s) Info (209061):
Ended Programmer operation at Sun Jan 21 06:45:38 2018 Info:
Quartus Prime Programmer was successful. 0 errors, 0 warnings
Info: Peak virtual memory: 1871 megabytes Info: Processing
ended: Sun Jan 21 06:45:38 2018 Info: Elapsed time: 00:06:14
Info: Total CPU time (on all processors): 00:00:45
```

- 3. To unmask uncorrectable errors and mask correctable errors, run the following commands:
 - # Unmask uncorrectable errors and mask correctable errors of FPGA

```
$ sudo setpci -s d8:0.0 ECAP_AER+0x08.L=0x00000000
$ sudo setpci -s d8:0.0 ECAP_AER+0x14.L=0x00000000
```

Unmask uncorrectable errors and mask correctable errors of RP:

```
$ sudo setpci -s d7:0.0 ECAP_AER+0x08.L=0x00000000
$ sudo setpci -s d7:0.0 ECAP_AER+0x14.L=0x00000000
```

4. Reboot.

Related Information

Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA



3.4. Estimating the Worst Case Core Static Power

Follow these steps to estimate the worst case static power:

1. Refer to the Minimal Flow Example to compile a sample AFU located at:


```
<inteldevstack>/hw/samples/<AFU name>/
```

2. In the Intel Quartus Prime Pro Edition software, click **File** > **Open Project** and select your **.qpf** file to open the AFU synthesis project from the following path:

```
<Acceleration Stack Directory>/hw/samples/<AFU name>/build_synth/build
```

3. Click **Project** > **Generate EPE File** to create the required **.csv** file.

Figure 3. Step 2 Illustration



 Open the Early Power Estimator tool⁽⁵⁾ and click **Import CSV** icon. Select the above generated .csv file.

Note: You can ignore the warning while importing the .csv file.

5. Inputs parameters are filled out automatically.

⁽⁵⁾ Dowload Information: PowerPlay Early Power Estimator for Intel Arria 10 Devices.





- a. Change the value to **User Entered** in the Junction Temp. T_J field. And set the Junction Temp. T_1 (°C) field to **95**
- b. Change the **Power Characteristics** field from **Typical** to **Maximum**.
- c. In the EPE Tool, the P_{STATIC} is the total static power in Watts. You can calculate the worst case core static power from the **Report** tab

Figure 4. EPE Tool Sample Output





Figure 5. Report Tab



In the example shown above, the total FPGA core static current is the sum of all static current and standby current at 0.9V (V_{CC} , V_{CCP} , V_{CCERAM}).

Enter these value in row **Step 3: Worst static power from EPE** of the *Intel FPGA PAC Power Estimator Sheet*.

Observe the ${f Calculated\ output}$ row for the maximum power consumption of your AFU.





4. Document Revision History for Thermal and Power Guidelines for Intel PAC with Intel Arria 10 GX FPGA

Document Version	Changes
2019.08.30	Initial release.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.